Background {#Sec1}
==========

With the advent of graphene, one of the most studied 2-dimensional (2D) materials, layered materials attracted much attention due to their unique and outstanding electrical, mechanical, and optical characteristics \[[@CR1],[@CR2]\]. In spite of having an extremely high mobility of 15,000 cm^2^/Vs and of being easy to scale down, the absence of an inherent band-gap limits the potential for graphene to be implemented in logic circuits \[[@CR3]\].

Transition metal dichalcogenides (TMDs) are a family of 2D materials and are considered to be good candidate materials that can overcome the limitations of graphene. TMDs follow the formula *MX*~2~, where *M* is a transition metal and *X* stands for a chalcogen (S, Se, Te, etc.). TMD consists of atomic layers that have very weak van der Waals forces binding them, and they usually have a band-gap of 1.1 to 1.9 eV \[[@CR4]\]. Such properties enable TMDs to be used as channel materials in high-performance field-effect transistors (FET) \[[@CR5]\]. Of the various TMD materials available, MoS~2~ and WSe~2~ have been individually reported to be suitable channel materials for n-type and p-type transistors. The MoS~2~ n-FET demonstrated a mobility of approximately 200 cm^2^/Vs, and an effective hole mobility for WSe~2~ p-FET of up to approximately 250 cm^2^/Vs was also reported \[[@CR6],[@CR7]\].

A complementary metal-oxide-semiconductor (CMOS) inverter is a fundamental unit for the logic elements of a circuit. In order to fabricate a CMOS inverter, both p-type and n-type transistors are necessary \[[@CR8]\]. In comparison to a resistive-load inverter, a complementary inverter presents outstanding properties in terms of having low power consumption and a large noise margin \[[@CR9]\].

There have been several studies trying to fabricate complementary inverter using TMDs. Huang J *et al*. \[[@CR9]\] have reported the first CMOS inverter using TMD, which was fabricated with MoS~2~ and carbon nanotube as channel materials. After this report, researchers tried several other p-channel materials like Bi~2~Sr~2~Co~2~O~8~ \[[@CR10]\] or phosphorene \[[@CR11]\], and fabricated complementary inverter with a combination of MoS~2~. Such reports possess significance in that both n-channel and p-channel are layered materials, but still, the electrical performances of the devices were insufficient. The first fully TMD-based CMOS inverter was achieved by Tosun M *et al*. \[[@CR12]\] by utilizing one material of WSe~2~. For p-channel, pure WSe~2~ was used and for n-channel, K-doped WSe~2~ was used. The resulting device exhibited high peak gain of approximately 12, but due to the instability of K doping in air, its performance tends to degrade as operation time goes on. Recently, Das S *et al*. \[[@CR13]\] have reported WSe~2~-based complementary inverter showing a gain of over 25. As they carefully engineered the threshold voltage of both n-FET and p-FET which constitutes the CMOS inverter, the resulting device property was remarkable.

Here, we report on a fully TMD-based CMOS inverter which is comprised of a MoS~2~ n-FET and a WSe~2~ p-FET. The peak gain for our complementary TMD inverter reaches a value of over 13 at a driving voltage of 2 V. We used two different intrinsic n-type and p-type TMDs individually, and achieved a reasonable performance of MoS~2~-/WSe~2~-based CMOS inverter which could be a great potential of TMDs in logic applications.

Methods {#Sec2}
=======

Several layers of each TMD were obtained from commercially available bulk MoS~2~ (429ML-AB, SPI Supplies Inc., West Chester, PA, USA) and WSe~2~ (NS00182, Nanoscience Instruments Inc., Phoenix, AZ, USA) crystals via mechanical exfoliation using an adhesive tape. A highly-doped silicon substrate with a 30-nm-thick atomic layer deposition (ALD) Al~2~O~3~ was used to fabricate the complementary TMD inverter. Multi-layer MoS~2~ was transferred onto half the area of one substrate, and WSe~2~ was transferred onto the other half. Then, 200 μm × 200 μm square electrode arrays were fabricated for each channel material through a conventional lift-off process. In order to form ohmic contacts, the 30 nm Ti and 30 nm Pt were individually used as the metals for the electrical contacts of the n-FET and p-FET by considering the work functions of MoS~2~ and WSe~2~. After fabricating the n-FETs and p-FETs on one substrate, a Keithley 4200 parameter analyzer was used to measure the electrical performance of the MoS~2~ and WSe~2~ FETs.

Based on the results of the measurements, we chose several sets of n-FETs and p-FETs that showed a reasonable performance. Finally, a 50-nm-thick Ti connecting line was fabricated between the selected MoS~2~ and WSe~2~ FETs through a lift-off process, and it was followed by electron-beam deposition. After the CMOS inverter structure was fabricated, the devices underwent annealing for 2 h in a tube furnace at 200°C with an N~2~ atmosphere in order to decrease the contact resistance between the channel and the metal electrode. A Keithley 4200 parameter analyzer was used to measure the electrical performance of the MoS~2~/WSe~2~ CMOS inverter. The measurements were carried out using four probes to plot the graph for the input and output voltage of the inverter. The driving voltage (*V*~DD~) was applied to the source of the p-FET, and ground was connected to the source of the n-FET. The input voltage was applied to the bottom gate of MoS~2~ FET and WSe~2~ FET at the same time by sweeping from −5 to 0 V, and the output voltage was recorded by measuring at the connecting line for both drains.

Results and discussion {#Sec3}
======================

Figure [1](#Fig1){ref-type="fig"} depicts the overall structure of the TMD CMOS inverter that contains both an n-FET and a p-FET with TMDs as channel materials. We used multi-layer MoS~2~ for the n-type channel and multi-layer WSe~2~ for the p-type semiconducting material (Figure [2](#Fig2){ref-type="fig"}a,b). Ti was chosen as the metal electrode for the MoS~2~ FET since that metal is known to have a small work function, and it is therefore easier to form an ohmic contact with MoS~2~ \[[@CR4]\]. On the other hand, WSe~2~ has unique characteristic in that a simultaneous injection of both holes and electrons can easily occur, resulting in ambipolar transport \[[@CR5],[@CR7]\]. In order to meet our goals for fabricating the p-type FET, a metal with a large work function had better be used for the electrode. Therefore, we chose Pt for the WSe~2~ FET since Pt has a work function of 5.12 to 5.93 eV.Figure 1**Device structure with electrical connections.** Schematic illustration and optical microscopy image of a MoS~2~/WSe~2~ complementary inverter with electrical connections that were used to measure the electrical characteristics.Figure 2**Optic images and transfer characteristics of n-** **FET and p-** **FET.** Optical microscopic image of **(a)** the MoS~2~ n-FET and **(b)** the WSe~2~ p-FET that was employed to fabricate the TMD CMOS inverter. The transfer characteristics of **(c)** the MoS~2~ n-FET and **(d)** the WSe~2~ p-FET at a drain voltage of 0.2 V.

The transfer characteristics were measured in order to verify the electrical performance of the FETs. Figure [2](#Fig2){ref-type="fig"}c,d presents the resulting transfer curves for the n-FET and p-FET. The MoS~2~ FET shown in Figure [2](#Fig2){ref-type="fig"}c has 6-μm channel width and 10-μm channel length. It shows clear n-type characteristics with an *I*~on~/*I*~off~ ratio of approximately 10^5^. As the gate voltage increases to be higher than the threshold voltage (−5.23 V), the drain current drastically increases up to approximately 10^−7^ A. The field-effect mobility of the MoS~2~ FET derived from the transfer characteristic is found to be 0.86. The WSe~2~ FET presents p-type characteristics caused by the hole injection. The drain current tends to increase sharply, up to approximately 10^−7^ A, under a gate bias that is less than its threshold voltage, −8.79 V. This device with 2-μm channel width and 10-μm channel length exhibits *I*~on~/*I*~off~ ratio of approximately 10^4^ and mobility of 8.87. Both the n-FET and p-FET show a moderate current on-off ratio with a similar on-current level, which is one of the key requirements to work as a complementary inverter.

After sorting MoS~2~ n-FET and WSe~2~ p-FET presenting reasonable electrical performances, CMOS inverter was fabricated with them. The two FETs were connected in series, n-FET drain-by-p-FET drain, with a metal line in order to have them work together as a logic inverter. As shown in Figure [1](#Fig1){ref-type="fig"}, the electrical connection was configured to measure the performance of the completed complementary TMD inverter. Four probes were used to apply the voltage and to record the output voltage. A constant bias of *V*~DD~ = 2 V was applied, and the relation between the input voltage and the output voltage was measured as shown in Figure [3](#Fig3){ref-type="fig"}. The voltage transfer characteristic in Figure [3](#Fig3){ref-type="fig"} was measured from the TMD CMOS inverter consists of n-FET and p-FET indicated at Figure [2](#Fig2){ref-type="fig"}c,d, respectively. While the device received a low-input voltage, the p-type WSe~2~ FET was left in the 'on' state and the n-type MoS~2~ FET was in the 'off' state. Hence, the output voltage remained high, near *V*~DD~. On the other hand, the n-type MoS~2~ FET was in the on state, and the p-type WSe~2~ FET was in the off state when a high input was applied. As a result, an output voltage of 0 V was measured, which indicates that logic operation from 1 to 0 was performed. Such a voltage transfer curve clearly demonstrates the characteristics of an inverter.Figure 3**Voltage transfer characteristics of the inverter.** Voltage transfer characteristics and gain curve of a MoS~2~/WSe~2~ complementary inverter at a *V* ~DD~ of 2V.

From the input--output voltage plot, the gain curve can be calculated as Δ*V*~out~/Δ*V*~in~. As shown in Figure [3](#Fig3){ref-type="fig"}, the peak in the gain curve shows the transition point for the inverter. In our work, the peak gain of the MoS~2~/WSe~2~ complementary inverter reaches 13.7, which is a considerably high value when compared to CMOS inverters based on other 2D material FETs. Table [1](#Tab1){ref-type="table"} presents a summary of the complementary inverters that have been reported along with their peak gain. Several reports have discussed the fabrication of a CMOS inverter and a pseudo-CMOS inverter (an inverter configuration using two ambipolar transistors rather than one n-FET and one p-FET) based on 2D materials. However, a fully TMD-based inverter has only been discussed by Tosun *et al*. \[[@CR12]\] and S Das *et al*. \[[@CR13]\] who used n-type- and p-type-doped WSe~2~ as the channel materials. It is thought that the characteristics of the inverter proposed in this work are remarkable since it has been fabricated by using TMDs for both the n-channel and the p-channel, with different channel materials. In addition, a peak gain of over 13 is a relatively high value when compared to not only 2D material-based CMOS inverters but also to those based on oxides or organic materials as well (Table [1](#Tab1){ref-type="table"}). It is considered that the fabrication of such a high-performance inverter in our work was accomplished due to the integration of high-mobility TMD materials and a CMOS configuration.Table 1**Summary of the CMOS inverter peak gain based on various channelsChannel materialInverter peak gainRef**.**n**-**typep**-**type**2D materialMoTe~2~ (ambipolar)1.4\[[@CR14]\]WSe~2~WSe~2~12\[[@CR12]\]WSe~2~WSe~2~25\[[@CR13]\]MoS~2~Carbon nanotube1.3\[[@CR9]\]MoS~2~Phosphorene1.4\[[@CR11]\]MoS~2~BSCO1.7\[[@CR10]\]MoS~2~WSe~2~13.7This workSilconSi-nanowireSi-nanowire45\[[@CR15]\]OxideGIZOSnO1.7\[[@CR16]\]OrganicOC~1~C~10~-PPV:PCBM blend (ambipolar)10\[[@CR17]\]

In order to further investigate the electrical performance, we changed the driving voltage over three steps, 1, 2, and 3 V, and performed measurements the according voltage transfer characteristics. Figure [4](#Fig4){ref-type="fig"}a shows the electrical characteristics of the various voltages used to drive the circuit voltage, and Figure [4](#Fig4){ref-type="fig"}b presents the gain plot extracted from the transfer curve. As shown in Figure [4](#Fig4){ref-type="fig"}a, our device operates under a negative input voltage. The switching threshold voltage (*V*~M~) of the inverter, which represents the voltage at which the n-FET and p-FET are turned on with the same intensity, is also located in the negative region. These phenomena are all associated with the threshold voltage of the n-FET and the p-FET. Usually the threshold voltage of an n-type transistor has a positive value and that of a p-type transistor has negative value, so the switching threshold voltage is generally located in the range from 0 V to *V*~DD~. However, in our work, both the MoS~2~ FET and the WSe~2~ FET have negative threshold voltages. Accordingly, the equationsFigure 4**Electrical properties of the TMD inverter. (a)** Voltage transfer characteristics and **(b)** gain curve for a MoS~2~/WSe~2~ complementary inverter at different driving voltages (*V* ~DD~).$$\documentclass[12pt]{minimal}
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can be applied where *V*~Tn~ and *V*~Tp~ are the threshold voltage of the n-FET and p-FET respectively, *W* is width of the channel, *L* is the length of channel, *μ* is the mobility of the FET, and *C*~ox~ is the capacitance of the oxide per unit area. As such, the switching threshold voltage is calculated to be −7.10, −6.37, and −5.64 Vwhen *V*~DD~ = 1, 2, and 3 V, respectively. The positive shift in the voltage transfer curve is due to the shift in the switching threshold voltage, which is also demonstrated in Figure [4](#Fig4){ref-type="fig"}a.

As the driving voltage for the inverter changes, the peak gain also changes (Figure [4](#Fig4){ref-type="fig"}b). The device tended to show higher gain value as the driving voltage increases. Also, the peak gain appeared at higher input voltage along with the increase of *V*~DD~ from 1 to 3 V. Such phenomena coincide with the well-known operating characteristics of a CMOS inverter.

The electrical property of the TMD CMOS inverter shown in Figure [4](#Fig4){ref-type="fig"} is inferior to the one shown in Figure [3](#Fig3){ref-type="fig"}. Such degradation is mainly caused by the environmental effects which are often observed in TMD transistors \[[@CR18]\]. As the electrical characteristic under various driving voltage was measured after several days of device fabrication, moisture around the environment might be absorbed to the surface of channel. Uniform encapsulation of the inverter structure will minimize the environmental effects and remain its property under ambient condition.

Conclusions {#Sec4}
===========

In summary, we have fabricated a CMOS inverter by employing an n-type MoS~2~ FET and a p-type WSe~2~ FET to achieve a gain of 13.7. The device clearly operates as a logic inverter by changing the low-input voltage into a high-output voltage and *vice versa*. The working range observed in the negative region is caused by the negative threshold voltage of the n-FET. It is considered that this result is meaningful in that the complementary inverter used two different kinds of TMD materials for the channels, and it exhibits relatively high performance compared to those of devices based on other 2D materials which had been previously reported. This result will provide a step forward towards the fabrication of logic circuits applying TMD materials as a post-Si generation device.
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